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Abstract 
Channel length scaling in graphene field effect transistors (GFETs) is key in the pursuit of higher 
performance in radio frequency electronics for both rigid and flexible substrates. Although two-dimensional 
(2D) materials provide a superior immunity to Short Channel Effects (SCEs) than bulk materials, they could 
dominate in scaled GFETs. In this work, we have developed a model that calculates electron and hole 
transport along the graphene channel in a drift-diffusion basis, while considering the 2D electrostatics. Our 
model obtains the self-consistent solution of the 2D Poisson’s equation coupled to the current continuity 
equation, the latter embedding an appropriate model for drift velocity saturation. We have studied the role 
played by the electrostatics and the velocity saturation in GFETs with short channel lengths 𝐿. Severe scaling 
results in a high degradation of GFET output conductance. The extrinsic cutoff frequency follows a 1 𝐿𝑛⁄  
scaling trend, where the index 𝑛 fulfills 𝑛 ≤ 2. The case 𝑛 = 2 corresponds to long-channel GFETs with low 
source/drain series resistance, that is, devices where the channel resistance is controlling the drain current. 
For high series resistance, 𝑛 decreases down to 𝑛 = 1, and it degrades to values of 𝑛 < 1 because of the 
SCEs, especially at high drain bias. The model predicts high maximum oscillation frequencies above 1 THz for 
channel lengths below 100 nm, but, in order to obtain these frequencies, it is very important to minimize the 
gate series resistance. The model shows very good agreement with experimental current voltage curves 
obtained from short channel GFETs and also reproduces negative differential resistance, which is due to a 
reduction of diffusion current. 
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1. Introduction 
Graphene field-effects transistors (GFETs) are expected to become very relevant in radio frequency (RF) 
electronics  [1–3] because of the exceptional intrinsic properties of the graphene: a carrier mobility over 105 
cm2 V-1 s-1 and a saturation velocity of about 108 cm s-1 [4]. Theoretical studies have predicted GFETs to be 
able to work above the THz regime [5]. Relevant figures of merit (FoMs) in the field of high frequency 
electronics are the cutoff frequency 𝑓𝑇 and the maximum oscillation frequency 𝑓max, the latter even more 
important than the former in practical applications. Reaching frequencies of 1 THz in these FoMs would 
mean large improvements in fields such as high speed communications or medicine [6]. GFETs have 
experimentally demonstrated a 𝑓𝑇 of 427 GHz for a 65-nm-long channel [7], which competes with other RF 
transistors. The record currently belongs to GaAs based high electron mobility transistors (HEMT), which 
have shown a 𝑓𝑇 of 688 GHz at a channel length of 40 nm [8]. Besides, GFET maximum fT has increased at a 
high pace during the last years. By contrast, 𝑓max has only reached 105 GHz for GFETs [9], while InP HEMTs 
have surpassed 1 THz [10]. In spite of the better RF performance of HEMTs and Si transistors, their 
application is limited to rigid electronics since the substrates can only withstand strains up to 1.08% [11]. 
Graphene presents high strain limits (up to 25%), so this two-dimensional (2D) material promises to stand 
out in the field of flexible electronics [12]. 
The upscaling of these FoMs of RF electronics implies a progressive shrinking of the channel length. 
Depending on the circuit application, the GFET is biased at the appropriate DC point that, for instance, 
maximizes the transconductance-output conductance ratio 𝑔𝑚 𝑔𝑑⁄  (to make a high voltage gain amplifier). 
The RF FoMs strongly depend on the particular values of 𝑔𝑚 and 𝑔𝑑. A lower value of 𝑔𝑚 will result in a 
lowering of 𝑓𝑇, while a higher value of 𝑔𝑑 will lower 𝑓max. Short channels and/or high biases can make 𝑔𝑚 
and 𝑔𝑑 strongly deviate from the long channel prediction, even if the 2D character of graphene provides a 
superior control over the charge in the channel when compared to bulk materials. This is due to the fact that 
SCEs degrade the ability of the gate to control electrostatically the carrier concentration in the channel. In 
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general, SCEs worsen the FoMs and can have an important effect, as we will demonstrate along this work. 
This way, a model taking into account these effects becomes essential to make realistic predictions on the RF 
FoMs of scaled GFETs. Fabrication of short channel GFETs remains a major challenge because of the 
degradation of graphene mobility and a contact resistance comparable to channel resistance. Different 
approaches based on the self-alignment process can be applied to fabricate ultra-fast transistors, e. g. with a 
nanowire gated GFET [13], a pre-deposited gold protection layer on graphene [9] or transferring the whole 
gate stack [7]. 
Since the fabrication of the first GFET [14], multiple analytical models have been developed to describe its 
transistor effect [15–20]. These models give insight into the physics of graphene but they do not take 
account of the 2D electrostatics. In this work, we have developed a model that solves self-consistently the 
2D Poisson’s equation together with the current continuity equation in order to analyze short channel 
transistors using a drift-diffusion transport theory, which is valid as long as the transistor remains out the 
ballistic regime [21]. This means that the channel length must be larger than the mean free path of the 
carriers within graphene, estimated to be 10-100 nm [22–24]. The solution of the 2D potential equation 
allows for SCEs to be investigated, including the electrostatic influence of the drain in determining the carrier 
distribution along the channel. We have not considered impact ionization or hot carrier effects in the model. 
Impact ionization could result in an “up-kick” of the current-voltage characteristics, implying a worsening of 
𝑔𝑑[25]. In that case the FoMs predicted by our model should be regarded as an upper limit. For their part, 
hot carriers may arise in graphene from photoexcitation [26] or from a very thin insulator as in the graphene 
base transistor [27], but none of these characteristics are present in the GFETs we are considering. High 
electric fields could also provide high energy to carriers and this would imply a quasi-ballistic conductance 
that falls out of the scope of our model. Nevertheless, we find a good agreement between current curves 
from our numerical model (without impact ionization) and the experiment of a 70 nm short-channel GFET 
[28] (see section 3.5). Thus, we suspect that the strength of impact ionization and hot carriers depends not 
only on the critical field but on the quality of the graphene sample and substrate interaction effects. This 
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model is also able to reproduce the negative differential resistance (NDR), observed experimentally in GFETs 
[29,30], which is a valuable property for many applications [29].  
The paper is divided as follows: in Section 2, we explain the model and the way RF behavior is calculated. 
Section 3 is devoted to results. First, we analyze the electrostatics and current-voltage characteristics of 
short-channel GFETs in contrast with long-channel devices. Then, we explore the role played by the velocity 
saturation in the SCEs. Next, we discuss how the RF FoMs scale with the channel length and we comment on 
the differences with respect to long-channel models. To end up Section 3, we present a comparison with an 
experimental device and we study some devices showing NDR and analyze the physics behind it. Finally, 
Section 4 exposes the main conclusions of the work. 
 
2. Methods 
2.1 GFET model 
As other models, our method of analyzing the electrical behavior of GFETs takes account of the basic 
physical principles of thermal statistics, electrostatics and current continuity [31,32]. However it adds the 
contribution of 2D electrostatics coupled to the one dimensional (1D) drift-diffusion transport equation.  
Figure 1 (a) presents the physical structure of the double-gate GFET considered in this work. The 
graphene sheet plays the role of the active channel between the source and the drain. The device width (𝑊) 
along the 𝑧-axis is large enough to consider that the transistor is uniform in that direction. To get the 
electrostatic behavior, Poisson’s equation needs to be solved in a 2D region as the one depicted in figure 1 
(b). Direction 𝑥 goes from the back gate to the top gate, while direction 𝑦 extends from source to drain along 
the channel length (𝐿). Poisson’s equation then takes the following form [33]: 
𝛁 ∙ [𝜖𝑟(𝑥,𝑦)𝜖0𝛁𝜓(𝑥,𝑦)] = 𝜌free(𝑥,𝑦) (1) 
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where 𝜌free is the free charge density, 𝜖𝑟 is the relative dielectric permittivity of the medium and 𝜖0 is the 
vacuum permittivity; 𝜓 is the electrostatic potential, which is directly related to the local position of the 
Dirac energy 𝐸𝐷 = −𝑞𝜓, and 𝑞 is the elementary charge. In figure 1 (b), the thickness and the relative 
permittivity of the top oxide are 𝑡𝑡 and 𝜖𝑟𝑡. The parameters 𝑡𝑏 and 𝜖𝑟𝑏 correspond to those of the bottom 
oxide. The source is connected to ground and represents the reference potential, while the drain is 
connected to 𝑉𝑑𝑑. Both 𝑉𝑔𝑑 and 𝑉𝑏𝑑 are the top and back gate voltages, respectively. Gate voltages 
electrostatically modulate the carrier concentration in graphene. The free charge 𝜌free(𝑥, 𝑦) consists of the 
sheet charge density in graphene 𝜎(𝑦) = 𝑞(𝑝 − 𝑛), where 𝑛 and 𝑝  are the electron and hole sheet densities 
respectively. 
 
To solve the 2D Poisson’s equation, Dirichlet boundary conditions are applied at the gate contacts 
(𝑉𝑔𝑑 − 𝑉𝑔𝑑0 at the top gate and 𝑉𝑏𝑑 − 𝑉𝑏𝑑0 at the back gate). Flatband voltages 𝑉𝑔𝑑0 and 𝑉𝑏𝑑0 are subtracted 
from 𝑉𝑔𝑑 and 𝑉𝑏𝑑, respectively, to take into account any possible fixed trapped charge at the oxides [31,34]. 
 
Figure 1. GFET structure. (a) Schematic of the device. (b) Cross section of the device area where the 
Poisson’s equation is evaluated. This area corresponds to the dashed rectangle in (a). 
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Von Neumann homogeneous boundary conditions are assumed at the rest of domain boundaries. At the 
boundaries of graphene with the source and drain, von Neumann conditions ensure charge neutrality since 
the electric potential profile can float at those points [35]. 
Our method includes the 1D expression of the drain current 𝐼𝑑𝑑 in the diffusive regime, which results 
from the quasi-Fermi potential (or local Fermi energy) 𝐸𝐹 = −𝑞𝑉 gradient [31]: 
𝐼𝑑𝑑 = 𝑞𝑊�𝑛𝜇𝑛 + 𝑝𝜇𝑝� 𝑑𝑉𝑑𝑦 (2) 
The values 𝜇𝑛 and 𝜇𝑝 correspond to electron and hole mobilities, respectively, and can vary along the 
channel. In equation (2), a single quasi-Fermi level has been considered for both electrons and holes. This is 
a valid approximation for graphene since generation/recombination times are very short (1-100 ps) [36–38] 
and thus electron and hole quasi Fermi levels cannot deviate too much from each other [31]. The boundary 
conditions state that 𝑉(𝑦) must be zero at the source (𝑦 = 0) and 𝑉𝑑𝑑 at the drain (𝑦 = 𝐿). The difference 
between electrostatic and electrochemical potentials is called the chemical potential 𝑉𝑐 = 𝜓 − 𝑉, which is 
directly related to the carrier concentration inside graphene. To calculate electron and hole mobilities under 
high fields, a standard velocity saturation model has been considered under the form: 
𝜇𝑛,𝑝 = 𝜇0𝑛,𝑝
�1 + � 𝜇0𝑛,𝑝𝑣sat𝑛,𝑝 �𝜕𝜓𝜕𝑦��𝛽𝑛,𝑝�1/𝛽𝑛,𝑝 (3) 
where 𝜇0𝑛 and 𝜇0𝑝 are the low-field mobilities for electrons and holes respectively and their values include 
the influence of the surface scattering or any other scattering mechanism, 𝑣sat,𝑛 and 𝑣sat,𝑝 are saturation 
carrier velocities, −𝜕𝜓 𝜕𝑦⁄  is the electric field along the 𝑦 direction, and 𝛽𝑛 and 𝛽𝑝 are adimensional 
saturation coefficients for both kinds of carriers. This model was proposed for silicon transistors [39] and it 
has been successfully applied to graphene transistors [4,19]. It is important to note that 𝐼𝑑𝑑 must fulfill the 
continuity condition, so, if we consider stationary situations, 𝐼𝑑𝑑 must be constant along the channel 
(𝑑𝐼𝑑𝑑 𝑑𝑦 = 0⁄ ).  
7 
 
Our method solves equations (1) and (2) in a self-consistent way starting from an initial guess of the 
graphene charge density 𝜎0(𝑦) (with 0 < 𝑦 < 𝐿). The algorithm is fully detailed in the appendix. It is able to 
find the drain current 𝐼𝑑𝑑, the electrostatic and electrochemical potentials  𝜓(𝑥,𝑦) and 𝑉(𝑦), and the carrier 
distributions, 𝑛(𝑦) for electrons and 𝑝(𝑦) for holes, for any given bias point. 
2.3 High frequency performance calculation 
GFET high frequency performance has been studied through the following FoMs: 𝑓𝑇, the frequency at 
which the current gain becomes unity; 𝑓max, the frequency at which the power gain becomes unity; and the 
intrinsic voltage gain 𝐴𝑣. These three magnitudes can be extracted from a small signal model explained in 
ref. [40] and can be calculated from the following expressions:  
𝑓𝑇,𝑖 = |𝑔𝑚|2𝜋�𝐶𝑔𝑑 + 𝐶𝑔𝑑� (4) 
𝑓𝑇,𝑥 = 𝑓𝑇,𝑖1 + 𝑔𝑑(𝑅𝑆 + 𝑅𝐷) + 𝐶𝑔𝑑𝑔𝑚(𝑅𝑆 + 𝑅𝐷)𝐶𝑔𝑑 + 𝐶𝑔𝑑  (5) 
𝑓max = |𝑔𝑚|2𝜋𝐶𝑔𝑑 1
�𝑔𝑑(𝑅𝑆 + 𝑅𝐺 + 𝑅𝑖) + 𝐶𝑔𝑑𝑅𝐺𝑔𝑚𝐶𝑔𝑑  
(6) 
𝐴𝑣 = �𝑔𝑚𝑔𝑑 � (7) 
As defined in ref. [40], the parameters used in equations (4)-(7) are the transconductance 𝑔𝑚 =
𝜕𝐼𝑑𝑑 𝜕𝑉𝑔𝑑⁄  , the drain conductance 𝑔𝑑 =  𝜕𝐼𝑑𝑑 𝜕𝑉𝑑𝑑⁄ , the gate-source capacitance 𝐶𝑔𝑑 = 𝜕𝑄ch 𝜕𝑉𝑔𝑑⁄ , and the 
gate-drain capacitance 𝐶𝑔𝑑 = 𝜕𝑄ch 𝜕𝑉𝑑𝑑⁄ . The intrinsic cutoff frequency 𝑓𝑇,𝑖 just refers to the intrinsic 
device. On the other hand, the extrinsic cutoff frequency 𝑓𝑇,𝑥  and 𝑓max depend on the series resistances at 
source and drain, 𝑅𝑆 and 𝑅𝐷. Moreover, 𝑓max depends on the series resistance at the gate 𝑅𝐺 and the 
internal resistance 𝑅𝑖. The latter has been neglected for the sake of simplicity. In order to obtain the 
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capacitances  𝐶𝑔𝑑 and 𝐶𝑔𝑑, we must calculate the total charge in the channel 𝑄ch for each bias point by 
means of the following equation: 
𝑄ch = 𝑊� 𝜎(𝑦)𝑑𝑦𝐿
0
 (8) 
The aforementioned FoMs strongly depend on the bias conditions. In the supplementary material, we 
show the values of the parameters 𝑔𝑚, 𝑔𝑑, 𝐶𝑔𝑑 and 𝐶𝑔𝑑 for a reference device (figure S1) and we explain 
how to select the bias point to get these FoMs (figure S2). 
 
3. Results and discussion 
In order to test the model, we have simulated a GFET fabricated on a 400 nm thick SiO2 (on a highly 
doped Si wafer that serves as back gate), with a silicon oxide of 40 nm as top gate insulator. Table 1 
summarizes the reference GFET parameters used in this work. The temperature was taken as 300 K along 
this study. Section 3.5 benchmarks our model against experimental results of a GFET with a 70 nm long 
channel from ref. [28]. 
 
 
 
Table 1. GFET parameters used through this work. In case one parameter is varied, it is specified in 
the text. 
Parameter Value 
𝑡𝑡 40 nm 
𝑡𝑏 400 nm 
𝜖𝑟𝑡 3.9 
𝜖𝑟𝑏 3.9 
𝑉𝑔𝑑0 0.85 V 
𝑉𝑏𝑑0 0 V 
𝜇𝑛0, 𝜇𝑝0 7500 cm2 V-1 s-1 
𝑣sat,𝑛, 𝑣sat,𝑝 𝑣𝐹 = 108 cm s-1 
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3.1 Short channel effects 
Output and transfer characteristics (𝐼𝑑𝑑 - 𝑉𝑑𝑑 and 𝐼𝑑𝑑 - 𝑉𝑔𝑑, respectively) calculated from our model are 
presented in figure 2 for channel lengths of 1 µm, 300 nm and 30 nm. Although the estimated carrier mean 
free path for the parameters used in this work is approximately 40 nm for a carrier concentration of 
2·1011 cm-2 [22], we have simulated such short channels in order to enhance SCEs and observe them in a 
clearer way, assuming they are working in a diffusive regime. The results obtained can be regarded as a 
lower limit of the device performance. In order to check the validity of the method, figures 2 (a) and (d) 
benchmark the characteristics for the 1 µm device against the compact model reported in ref. [17]. Values 
slightly diverge, although they reproduce the main features of the 𝐼𝑑𝑑 - 𝑉𝑑𝑑 and 𝐼𝑑𝑑 - 𝑉𝑔𝑑 curves. The 
discrepancies come from the different approaches used to model both the quantum capacitance and the 
velocity saturation. The output characteristics show that drain current increases for shorter channel lengths, 
as expected. However, the increase rate is lower than 1 𝐿⁄  because of both velocity saturation and 2D 
electrostatic effects. Moreover, 𝑔𝑑 increases, indicating poorer current saturation. The transfer 
characteristics show that 𝑔𝑚 improves with the channel length scaling except for very short channels 
(30 nm) at 𝑉𝑑𝑑 over 0.5 V. In the 𝐼𝑑𝑑 - 𝑉𝑔𝑑  characteristics of figure 2 (c) the current loses its dependence on 
the gate voltage from that 𝑉𝑑𝑑 onward. The behavior of 𝑔𝑚 and 𝑔𝑑 as a function of the channel length and 
the drain voltage is represented in the supplementary material (figure S3). We will see later that their 
degradation as 𝐿 scales down strongly affects the RF performance. 
In ref. [41], S. Hen-Jan et al. found that, when the channel length is short, the Dirac voltage 𝑉𝐷 (the gate 
voltage that corresponds to the minimum current for a constant 𝑉𝑑𝑑) shifted towards lower voltages when 
increasing 𝑉𝑑𝑑. They related this to a weak gate control in short-channel devices. We expected to reproduce 
this result but Dirac voltages always shifts towards higher voltages with this model -see figure 2 (d), (e) and 
(f). It shows that the 𝑉𝐷 follows the rule 𝑉𝐷 = 𝑉𝑔𝑑0 + 1 2⁄ 𝑉𝑑𝑑 that is usually found [30]. 
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 To get some insight into the physics of the GFET, we have represented in figure 3 the chemical potential 
and energy profiles along the channel for different lengths at several bias points. In all cases, the top-gate 
voltage has been assumed to be 1.2 V. For the long-channel GFETs at low drain bias no pinch-off occurs in 
the channel, that is, all carriers are of the same type (electrons in this case) and thus 𝑉𝑐 does not change its 
sign. As the drain voltage increases, holes start to appear close to the drain. When the drain voltage is 0.6 V, 
the pinch-off point (where 𝑉𝑐 = 0) is approximately in the middle of the channel. For very short channels 
(30 nm), a drain voltage as low as 0.2 V is enough to cause pinched-off in the channel. In this case, carrier 
concentrations close to the source and drain are also much higher. Due to the short channel, the drain 
 
Figure 2. Characteristic curves of GFET devices calculated with our 2D model. Output characteristics 
are represented for 𝐿 = 1 µm (a), 300 nm (b) and 30 nm (c), while transfer characteristics are in (d), 
(e) and (f), for the mentioned channel lengths, respectively. For 𝐿 = 1 µm, the curves are compared 
with the results obtained by the 1D model in ref. [17], using the same parameters (dashed curves). 
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voltage affects the electrostatic potential within the entire device, even in the region close to the source. So 
the SCEs in GFETs manifest in the following ways: (1) an increase of the carrier concentration close to the 
source and drain, (2) a more abrupt chemical potential slope along the channel and (3) a shift of the pinch-
off point inside the graphene towards the middle of the channel. 
In figure 4, the electrostatic potential distribution is represented for several channel lengths. All three 
devices show the pinch-off point around the middle of the channel. The potential profile varies as channel 
length scales down: the isopotential lines (black lines) accumulate close to the graphene for shorter channel 
lengths. The higher electric field in the graphene leads to the higher carrier concentrations and the more 
abrupt transitions of 𝑉𝑐 around the pinch-off. 
 
 
Figure 3. Energy profiles 𝐸𝐷 = −𝑞𝜓, 𝐸𝐹 = −𝑞𝑉, and chemical potential 𝑉𝑐 = 𝜓 − 𝑉 along the 
channel. 𝑉𝑔𝑑 = 1.2 V in all cases, while 𝑉𝑑𝑑 = 0.2, 0.4 and 0.6 V. Energy profiles are represented for 𝐿 = 
1 µm (a), 300 nm (b) and 30 nm (c). 𝑉𝑐 profile is represented for the same bias points in (d), (e) and 
(f) for the mentioned channel lengths, respectively. 
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To end this subsection, it is worth noting that punch-through effect is not observable in GFETs. In Si based 
devices, it occurs when source and drain depletion regions touch each other and causes a total loss of gate 
modulation of drain current [42]. Graphene channels, by contrast, present no depletion regions. 
 
3.2 Impact of top oxide thickness and permittivity 
Figure 5 summarizes the influence of the top gate oxide on the 𝐼𝑑𝑑 - 𝑉𝑔𝑑 and 𝐼𝑑𝑑 - 𝑉𝑑𝑑 characteristics of a 
100 nm device. In all graphs, the filled symbols represent the reference device. This device is compared to 
others with different top oxide thickness, relative dielectric permittivity and equivalent oxide thickness 
(EOT). The EOT is equal to the SiO2 thickness necessary to have the same gate oxide capacitance. In figures 5 
(a) and (d), the oxide thickness is increased from 40 to ∼90 nm. The transfer characteristics in figure 5 (a) 
show that the transconductance decreases while the current at the Dirac voltage remains almost the same. 
This means that a thicker oxide worsens gate control, which degrades RF performance and on/off ratio. Poor 
saturation is also observed in the 𝐼𝑑𝑑 - 𝑉𝑑𝑑 characteristics of figure 5 (d). A narrower top gate oxide is then 
desirable to improve RF performance. 
 
Figure 4. Electrostatic potential 𝜓(𝑥,𝑦) for GFETs with 𝐿 = 1 µm (a), 100 nm (b) and 30 nm (c). Black 
curves are isopotential lines. In all cases, 𝑉𝑔𝑑 = 1.2 V, 𝑉𝑏𝑑 = 0 V and  𝑉𝑑𝑑 = 0.6 V. The pinch-off point is 
around half of the channel at this bias point.  
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Figures 5 (b) and (e) compare the reference device with another where the relative dielectric constant of 
the top oxide is increased from 3.9 to 9. This means a reduction in the EOT from 40 to ≈ 17 nm. The 𝐼𝑑𝑑 - 𝑉𝑔𝑑 
curves indicate that the transconductance improves with this change, although the minimum current 
increases. 𝐼𝑑𝑑 - 𝑉𝑑𝑑 curves in Figure 5 (e) show that increasing the dielectric permittivity leads to a worse 
current saturation. Figures 5 (c) and (f) display the characteristics of a device where both the top oxide 
thickness and its relative permittivity are increased, keeping the same EOT. We would expect that this did 
not affect the 𝐼𝑑𝑑 - 𝑉𝑔𝑑 and 𝐼𝑑𝑑 - 𝑉𝑑𝑑 curves, as it happens with long-channel Si-based devices [42]. In the 
 
Figure 5. Influence of top oxide parameters on current characteristics. In all graphs, filled symbols 
correspond to GFETs with 𝐿 = 100 nm and the parameters given in Table 1. Open symbols show the 
effect of increasing 𝑡𝑡 on transfer characteristics (a) and output characteristics (d). Graphs (b) and (e) 
show the effects when 𝜖𝑟𝑡 is increased. The results represented in (c) and (f) depict the effects of 
increasing both 𝑡𝑡 and 𝜖𝑟𝑡 but maintaining the same EOT. 
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supplementary material (figure S4) it is shown that this is the same case for long-channel GFETs, so this 
dependence shown in figures 5 (c) and (f) has to do with SCEs. 
 
3.3 Effect of carrier velocity saturation 
In order to assess the influence of the velocity saturation, we have simulated devices assuming a constant 
low-field carrier mobility in equation (2). Figure 6 shows the  𝐼𝑑𝑑 - 𝑉𝑑𝑑 characteristics and energy profiles at 
different gate voltages for channel lengths of 1 µm and 100 nm, comparing the results with those that 
include velocity saturation. Energy profiles coincide for long channel regardless of saturation, as shown in 
figure 6 (b). However, the velocity saturation clearly influences the energy profiles for short lengths. It 
 
Figure 6. Effects of velocity saturation on the output characteristics and profiles of 𝐸𝐷 and 𝐸𝐹 in the 
graphene for (a)-(b) 𝐿 = 1 µm and (c)-(d) 𝐿 = 100 nm. The energy profiles are calculated at 𝑉𝑔𝑑 = 1.2 V 
and 𝑉𝑔𝑑 = 0.6 V in all cases. 
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results in a different carrier distribution within the channel that affects the 𝐼𝑑𝑑 - 𝑉𝑑𝑑 characteristics. In fact, 
the only effect of velocity saturation in long-channel devices is a reduction in 𝐼𝑑𝑑 of a factor 𝛾 = 1 +
𝜇𝑛0𝑉𝑑𝑑 (𝑣𝐹𝐿)⁄ , which can be interpreted as an effective channel length 𝐿eff = 𝛾𝐿. By contrast, in short-
channel GFETs, there is an additional loss of current not explained just by this 𝐿eff. Velocity saturation also 
modifies the carrier distribution along the channel, and should be taken into account for accurate 
calculations. 
3.4 High frequency performance 
In this sub-section, we deal with the impact that SCEs have in the RF behavior. Specifically, figure 7 
depicts 𝑓𝑇,𝑖, 𝑓𝑇,𝑥, 𝑓max and 𝐴𝑣 as a function of the channel length. We reach lengths as low as 10 nm, but 
always assuming that the device is working in a diffusive regime. The understanding of drift-diffusion at 
short channels could help in a further study of the transition to the ballistic regime [43]. In figure 7 (a), 𝑓𝑇,𝑖 is 
represented for two 𝑉𝑑𝑑 (0.1 and 0.6 V). The dashed black lines represent 𝑓𝑇,𝑣𝐹 , which is the physical limit 
that no cutoff frequency could surpass for GFETs [20,31]. It comes out from the supposition that maximum 
group velocity achievable in graphene is the Fermi velocity 𝑣𝐹, following the trend 𝑓𝑇,𝑣𝐹 ≈ 𝑣𝐹 (2𝜋𝐿)⁄ . Dotted 
lines correspond to the extrapolation to lower channel lengths of the 𝑓𝑇,𝑖 calculated according to the 1D 
model from ref. [17]. It scales as ~1/𝐿𝑛 with 𝑛 = 2 since the transconductance is proportional to 1/𝐿 while 
the gate capacitance (𝐶𝑔 = 𝐶𝑔𝑑 + 𝐶𝑔𝑑) is proportional to 𝐿. This trend is followed by 𝑓𝑇,𝑖 for channel lengths 
down to around 1 µm. Both 𝑔𝑚 and 𝐶𝑔 follow the expected trends for long channels (see figure S3 in the 
supplementary material). It is worth noting that the oxide capacitance dominates over the quantum 
capacitance in this device. 
In short channel MOSFETs 𝑓𝑇,𝑖 scales as 1 𝐿⁄  because of channel velocity saturation, making the 
transconductance independent of 𝐿. In the GFETs we have studied, velocity saturation is not complete, 
causing 𝑔𝑚 ∝ 1 𝐿𝑛⁄  with 0 < 𝑛 < 1, as shown in figure S3 of the supplementary material, and therefore 
𝑓𝑇,𝑖 ∝ 1/𝐿𝑛 with 1 < 𝑛 < 2. As the drain bias is reduced, the field in the channel decreases and the carriers 
are driven farther from velocity saturation, thus having a lower deviation from the 1/𝐿2 behavior -see the 
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0.1 V vs the 0.6V curve in figure 7(a). Therefore, a low drain bias helps to reduce this deviation, so higher 
cutoff frequencies can be reached. 
 
SCEs can be reduced at short channel lengths by an appropriate choice of 𝑡𝑡: figure 7 (a) shows that, for 𝐿 
= 10 nm, a reduction in the top insulator thickness can help improve the cutoff frequency. Decreasing 𝑡𝑡 
from 40 nm to 20 nm (or even 10 nm) does not increase 𝑓𝑇,𝑖 at 𝑉𝑑𝑑 = 0.1 V since it is close to the physical 
 
Figure 7. RF performance of GFET. (a) 𝑓𝑇,𝑖 at 𝑉𝑑𝑑 = 0.1 V and 0.6 V. Filled symbols are calculated by 
the 2D model and they are compared with the 1D model (dotted lines). At 𝐿 = 10 nm, 𝑓𝑇,𝑖 is included 
for devices with 𝑡𝑡  = 20 nm and 10 nm. (b) 𝑓𝑇,𝑥  at 𝑉𝑑𝑑 = 0.1 and 0.6 V. It has been obtained for low 
series resistance (circles) and high series resistance (squares). (c) 𝑓max  comparing a constant gate 
resistance 𝑅𝐺 (open symbols) with a constant 𝑅𝐺 ∙ 𝐿 (filled symbols).  The series resistances 𝑅𝑆 and 
𝑅𝐷  were assumed to be 200 Ω µm. Dashed lines indicate the frequency limit 𝑓𝑇,𝑣𝐹 = 𝑣𝐹 (2𝜋𝐿)⁄ . (d) 
Maximum 𝐴𝑣 at 𝑉𝑔𝑑 = 2 V as a function of the channel length. 
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limit. However it improves from 3.6 THz to 10 THz at 𝑉𝑑𝑑 = 0.6 V. Thus, a thin insulator is important to get the 
highest possible cutoff frequency. Similarly to silicon oxide in silicon-based devices, the lower limit of the 
insulator thickness will be set by the tolerable leakage current, which would affect both the power 
consumption and likely device reliability. 
The extrinsic cutoff frequencies have been calculated assuming 𝑅𝑆 and 𝑅𝐷 of 200 Ω µm, which is 
currently a typical value of metal-graphene contact [44], and a higher value of 5000 Ω µm.  When series 
resistance is low, its effects start to be important, as compared to 𝑓𝑇,𝑖, for channel lengths below 100 nm. 
However, the case 𝑅𝑆 = 𝑅𝐷 = 5000 Ω µm implies that the current is dominated by the series resistance 
instead of the channel resistance. This reduces 𝑛, reaching values near 1 for low drain bias. Interestingly, Yin 
et al. found a cutoff frequency that scales with 𝑛 = 2 [45], which was attributed to a carrier transport limited 
by the channel resistance [46,47]. Later, the same group found a behavior of 𝑛 = 1 [48,49], which was 
attributed to a current limited by the source/drain contact resistance [47]. A brief summary of the 𝑓𝑇 scaling 
discussion can be found in Table 2. 
 
Regarding 𝑓max, this magnitude is represented for the reference GFET in figure 7 (c). The loss of 
transconductance combined with a poorer current saturation in short channel devices limits the highest 
frequencies that can be achieved. It turns out that a low drain bias is helpful to get the highest maximum 
oscillation frequency. Two situations are compared in figure 7 (c): a constant 𝑅𝐺 (200 Ω µm) and a scaled 𝑅𝐺 
(𝑅𝐺 ∙ 𝐿 = 200 Ω µm2). This scaled gate series resistance shows much lower 𝑓max at short channels and 
illustrates the importance of minimizing 𝑅𝐺 [20], which can be done in practice by adopting a T-gate 
architecture [50,51]. We find that 𝑓max predicted by our model can go beyond 1 THz for channel lengths 
shorter than 50 nm. 
Table 2. GFET cutoff frequency scaling. 
 𝑓𝑇,𝑖 ∝ 1 𝐿𝑛⁄  𝑓𝑇,𝑥 ∝ 1 𝐿𝑛⁄  
   low 𝑅𝑆,𝑅𝐷 high 𝑅𝑆,𝑅𝐷 
 low 𝑉𝑑𝑑 high 𝑉𝑑𝑑 low 𝑉𝑑𝑑 high 𝑉𝑑𝑑 low 𝑉𝑑𝑑 high 𝑉𝑑𝑑 
Long channel 𝑛 ≅ 2 𝑛 ≅ 2 𝑛 ≅ 2 𝑛 ≅ 2  𝑛 ≅ 1 1 < 𝑛 < 2 
Short channel 1 < 𝑛 < 2 𝑛 ≲ 1 1 < 𝑛 < 2 𝑛 < 1 𝑛 ≅ 1 𝑛 < 1 
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Figure 7 (d) shows maximum 𝐴𝑣 as a function of the channel length for the reference device. A maximum 
of around 7 dB can be found for a 1 µm GFET and then it degrades as 𝐿 becomes shorter. Such a degradation 
with 𝐿 has been experimentally found in previous works [52] and is mainly due to the loss of current 
saturation when the channel is made short. 
3.5 Model comparison to experimental values 
We have benchmarked the model of this work against an experimental 70 nm long GFET from ref. [28]. 
To simulate the device, we have used the parameters extracted experimentally. They can be found in Table 
3. We have supposed a puddle concentration of 1.25·1012 cm-2, that is, a minimum carrier density, and a 
constant temperature of 300 K was taken. In figure 8 we represent both the simulation and the experimental 
curves. Specifically, figure 8 (a) represents the output characteristics of both the model and experiment, 
while figures 8 (b) and (c) compare transconductance and output conductance, respectively. The simulations 
and experiment show quantitative agreement even assuming in the simulation that the device is working in 
the drift-diffusion regime. We believe that the quality of the sample and/or interaction effects with the 
substrate is preventing the device to work in the ballistic regime. 
 
 
 
 
Table 3. GFET parameters used to benchmark the model against experimental results [28]. 
Parameter Value 
𝐿 70 nm 
𝑡𝑡 400 nm 
𝑡𝑏 90 nm 
𝜖𝑟𝑡 1 
𝜖𝑟𝑏 3.9 
𝑉𝑔𝑑0 15 V 
𝑉𝑏𝑑0 0 V 
𝜇𝑛0 1250 cm
2 V-1 s-1 
𝜇𝑝0 750 cm2 V-1 s-1 
𝑣sat,𝑛, 𝑣sat,𝑝 𝑣𝐹 = 108 cm s-1 
𝛽𝑛, 𝛽𝑝 1 
𝑅S, 𝑅D 280 Ω μm 
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3.6 Negative differential resistance 
We have found that the model can describe NDR behavior, which has been experimentally observed in 
GFETs [29,30]. Figure 9 (a) represents the output characteristics for a device with a 100 nm channel length, a 
top-gate oxide thickness of 5.4 nm and a relative permittivity of 21. It compares two situations: 𝛽 = 1 (open 
symbols) and 𝛽 = 2 (filled symbols), with 𝛽𝑛 =  𝛽𝑝 = 𝛽. Although the former case shows NDR for gate 
voltages over 1.2 V, this effect is boosted when 𝛽 = 2, where the maximum drift velocity is gotten at lower 
electric fields. Figure 9 (b) displays a single 𝐼𝑑𝑑 - 𝑉𝑑𝑑 curve where NDR arises. The current has been split into 
drift and diffusion contributions for both electrons and holes. At low 𝑉𝑑𝑑, electron diffusion and drift 
currents increase until they reach a maximum. This happens while all carriers within the channel are 
electrons.  As 𝑉𝑑𝑑 further grows, the pinch-off approaches the drain contact. The drift component remains 
 
Figure 8. Output characteristics (a), transconductance (b), and output conductance (c) obtained from 
the model compared with experimental results from ref. [28], as a function of the external voltages. 
20 
 
constant while the diffusion contribution starts to decrease. The hole contributions are still negligible, so this 
trend is the origin of the NDR. Then, the hole contribution starts to grow when the pinch-off moves away 
from the drain towards the source. The NDR effect is then caused because of the electron diffusion current 
reduction when the pinch-off point is around the drain. We have calculated the bias regime where the NDR 
comes out –shown in figure 9 (c). Because of SCEs, some differences arise with respect to the simple 1D 
model used in ref. [30]. 
 
 
 
 
Figure 9. NDR in GFETs. (a) Output characteristics showing NDR. Increasing 𝛽𝑛 = 𝛽𝑝 = 𝛽 up to 2 
enhances NDR. (b) A single 𝐼𝑑𝑑 −  𝑉𝑑𝑑 curve that presents NDR is split into its drift and diffusion 
components for both electrons and holes. (c) The region where NDR happens according to the model 
in [30] (dashed lines and gray shaded region), and the NDR region predicted by the model (blue 
shaded region delimited by symbols). 
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4. Conclusions 
In this work, we have developed a model that self-consistently solves the 2D Poisson’s equation and the 
1D drift-diffusion transport equation to investigate both the stationary and frequency response of GFETs. 
With this model we have studied SCEs, unveiling the role played by both the electrostatics and the velocity 
saturation effect. We have found that a degradation in both the transconductance and the output 
conductance in short-channel devices strongly affect the transistor RF behavior. We have found an extrinsic 
cutoff frequency scaling law that can be locally expressed as 1 𝐿𝑛⁄  with 1 < 𝑛 ≤ 2, where the scaling index 
has the mixed signature of SCEs and series resistance. The case 𝑛 = 2 corresponds to long-channel GFET with 
low series resistance, while 𝑛 = 1 takes place when the current is dominated by the series resistance. At high 
applied drain bias and short channels, the scaling index could even be 𝑛 < 1, which severely limits the HF 
performance. Assuming state-of-the-art values for the source/drain and gate series resistances, we have 
found that cutoff and maximum oscillation frequencies above 1 THz needed a channel length well below 
100 nm for our reference device. We have also studied the influence by the gate series resistance on the 𝑓max 
optimization and we have demonstrated that the impact of SCEs could be reduced by an appropriate choice 
of the top oxide thickness. Finally, it has been checked that the model compares very well to short channel 
experimental results and that it is able to capture NDR behavior and we have explained its origin. 
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Appendix. Self-consistent algorithm 
We start the explanation of our model by recalling the principles on which it is based. According to the 
thermal statistics of graphene, the sheet concentrations 𝑛 and 𝑝 can be calculated by the following 
equations [31,32]: 
𝑛 = 𝑁𝐺ℱ1 �𝐸𝐹 − 𝐸𝐷𝑘𝐵𝑇 � (A.1) 
𝑝 = 𝑁𝐺ℱ1 �𝐸𝐷 − 𝐸𝐹𝑘𝐵𝑇 � (A.2) 
In equations (A.1) and (A.2), 𝑞 is the elementary charge, 𝑘𝐵 is Boltzmann’s constant, 𝑇 is the absolute 
temperature of the device, 𝑁𝐺  is the effective graphene sheet density of states, given by equation (A.3), and 
ℱ𝑖(𝑥) is the complete Fermi–Dirac integral with index 𝑖, given by equation (A.4). 
𝑁𝐺 = 2𝜋 �𝑘𝐵𝑇ℏ𝑣𝐹�2 (A.3) 
ℱ𝑖(𝑥) = 1Γ(𝑖 + 1)� 𝑢𝑖𝑑𝑢1 + 𝑒𝑢−𝑥∞0   (A.4) 
Here, ℏ is the reduced Planck’s constant, 𝑣𝐹 is the Fermi velocity of carriers in graphene (10
8 cm/s) and 
Γ(𝑖) is the gamma function. Equations (A.1) and (A.2) are deduced from the linear dispersion relation of 
graphene and the Fermi-Dirac thermal distribution [31,53].  
In the Poisson’s equation, equation (1), we have considered that the graphene has a thickness of 𝑡𝐺 = 0.6 
nm and a relative dielectric permittivity of 𝜖𝑟𝐺 = 3.3 [54]. The free charge 𝜌free(𝑥,𝑦) is then:  
𝜌free(𝑥,𝑦) = �𝜎(𝑦)𝑡𝐺 −𝑡𝐺 < 𝑥 < 0 and 0 < 𝑦 < 𝐿0 inside the dielectrics  (A.5) 
Our method follows the steps as presented in the flow diagram of figure A.1. From an initial guess 𝜎0(𝑦) 
(with 0 < 𝑦 < 𝐿), the system is solved for a bias point (fixed 𝑉𝑔𝑑, 𝑉𝑏𝑑 and 𝑉𝑑𝑑). The initial guess is obtained 
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from previous 1D long channel models [17] or from a solution of the same device at the same gate voltage 
but at a lower 𝑉𝑑𝑑. 
Charge distribution 𝜎𝑘(𝑦) at the iteration 𝑘 is used in Poisson’s equation to determine the electric 
potential profile 𝜓𝑘(𝑥,𝑦) within the whole domain. Equation 1 is solved inside the 2D region of figure 1 (b) 
by the advanced Finite Element Method of the Matlab® partial differential equation solver. 
Then, the electrostatic profile 𝜓𝑘(𝑦) = 𝜓𝑘(0,𝑦) is introduced into the drift-diffusion equation, equation 
(2), to determine the quasi-Fermi level profile 𝑉𝑘(𝑦) together with the drain current 𝐼𝑑𝑑,𝑘, which acts as a 
parameter in the first-order Ordinary Differential Equation (ODE). The integration of this equation is carried 
out by a first-order predictor-corrector method [55]. We use the shooting method to ensure that the quasi-
Fermi potential reaches 𝑉𝑑𝑑 at 𝑦 = 𝐿, using an adapted bisection algorithm to find the parameter 𝐼𝑑𝑑,𝑘.  
 
 
Figure A.1. Flow diagram of the self-consistent GFET model. The inputs are the geometrical 
parameters of the device, the bias point (𝑉𝑔𝑑, 𝑉𝑏𝑑 and 𝑉𝑑𝑑) and an initial guess of the charge 
distribution along the channel. It calculates 𝐼𝑑𝑑, the electrochemical and electrostatic potential 
profiles, and the carrier distribution self-consistently. 
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Once 𝜓𝑘(𝑦) and 𝑉𝑘(𝑦) have been obtained, the carrier concentrations can be calculated along the 
channel from equations (A.1) and (A.2) and thus, the charge in the graphene 𝜎new,𝑘(𝑦). The algorithm 
calculates if the solution has converged by comparing 𝜎new,𝑘(𝑦)  to the guess 𝜎𝑘(𝑦). We define the relative 
error of the iteration 𝑘, 𝜀𝑘, in the following form: 
𝜀𝑘 = �∫ �𝜎new,𝑘(𝑦) − 𝜎𝑘(𝑦)�2𝑑𝑦𝐿0
∫ [𝜎𝑘(𝑦)]2𝑑𝑦𝐿0 �
1
2
 (A.6) 
If the algorithm has not converged yet, a new guess must be calculated to reintroduce it in Poisson’s 
equation. This 𝜎𝑘+1(𝑦) is obtained from an optimized linear combination of 𝜎𝑘(𝑦) and 𝜎new,𝑘(𝑦) of previous 
iterations, following Pulay’s method [56,57]. The procedure to calculate it is thoroughly explained in the 
supplementary material. This way, the algorithm is able to find the drain current 𝐼𝑑𝑑, the electrostatic and 
electrochemical potentials  𝜓(𝑥,𝑦) and 𝑉(𝑦), and carrier distribution, 𝑛(𝑦) and 𝑝(𝑦), for any given bias 
point. 
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1. Pulay mixing  
As stated in the main text, the initial guess of the iteration 𝑘 + 1, 𝜎𝑘+1(𝑦), is obtained from an optimized 
linear combination of 𝜎𝑘(𝑦) and 𝜎new,𝑘(𝑦) from the 𝑁 previous iterations by means of Pulay mixing [1,2]. 
This method was developed to accelerate the convergence of large systems of equations. First, the residual 
Δ𝜎𝑘 must be defined. 
Δ𝜎𝑘(𝑦) = 𝜎new,𝑘(𝑦)− 𝜎𝑘(𝑦) (S1) 
We must recall that the initial guess 𝜎𝑘(𝑦) is introduced in equations (1) and (2) in order to obtain the 
potential profiles 𝜓𝑘(𝑦) and 𝑉𝑘(𝑦). From these profiles, equations (A.1) and (A.2) allow us to obtain 
𝜎new,𝑘(𝑦) (see figure A.1). For the 𝑘th iteration we must build a symmetrical 𝑁 × 𝑁 matrix according to this 
equation: 
𝐴𝑖𝑖 = � Δ𝜎𝑖(𝑦)Δ𝜎𝑖(𝑦)𝑑𝑦𝐿
0
 (S2) 
The indexes 𝑖 and 𝑗 run the 𝑁 iterations that precede iteration 𝑘 + 1, that is, 𝑖, 𝑗 = 𝑘 − (𝑁 − 1), … ,𝑘. 
The linear combination of the previous iterations is obtained from the following equation: 
𝜎𝑘+1(𝑦) = � 𝑐𝑙[𝜎𝑙(𝑦) + 𝛼Δ𝜎𝑙(𝑦)]𝑘
𝑙=𝑘−(𝑁−1)  (S3) 
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where 𝛼 is a parameter of the method, fulfilling 0 < 𝛼 < 1. The coefficients 𝑐𝑙  are obtained from the inverse 
of the matrix 𝐴 according to: 
𝑐𝑙 = ∑ 𝐴𝑙𝑖−1𝑖∑ ∑ 𝐴𝑖𝑖−1𝑖𝑖  (S4) 
The new initial guess is introduced again in equations (1) and (2). The loop continues until the residual 𝜀𝑘, 
defined in equation A.6, decreases below the tolerance 𝜀min. Parameters of the method used in this work are 
summarized in Table S1. 
 
2. Small-signal parameters of the GFET 
Figure S1 (a) depicts the typical values of the transconductance 𝑔𝑚 for the reference device (Table 1) for 
a 100 nm channel length. This magnitude is represented as a function of 𝑉𝑔𝑔 for two different 𝑉𝑑𝑔 (0.1 and 
0.6 V). In the same way, output conductance  𝑔𝑑 is represented in figure S1 (b). Figure S1 (c) shows both the 
source and drain capacitances (𝐶𝑔𝑔 and 𝐶𝑔𝑑, respectively). They are compared with the top gate oxide 
capacitance 𝐶𝑡, as calculated by 𝐶𝑡 =𝑊𝑊𝜖𝑟𝑡𝜖0 𝑡𝑡⁄ . 
Table S1. Pulay mixing parameters. 
Parameter Value 
𝛼 0.1 
𝑁 13 
𝜀min 10-3 
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3. Election of the bias point to determine 𝒇𝑻, 𝒇max and 𝑨𝒗 
Figure S2 shows the cutoff frequencies as a function of the bias point for the reference device with a 
channel length of 100 nm. Filled symbols correspond to the intrinsic cutoff frequency 𝑓𝑇,𝑖, while open 
symbols to the extrinsic cutoff frequencies 𝑓𝑇,𝑥, that is, taking account of the source and drain series 
resistances. Cutoff frequencies go through a minimum when 𝑔𝑚 = 0, which happens at Dirac’s voltage. For 
each value of 𝑉𝑑𝑔, the 𝑓𝑇,𝑖 and 𝑓𝑇,𝑥 represented in figure 8 (a) and (b), respectively, are the maximum 
frequencies  given in figure S2. The frequency 𝑓max of figure 8 (c) are obtained by the same procedure. 
 
Figure S1. (a) Transconductance (𝑔𝑚) as a function of 𝑉𝑔𝑔 for 𝑉𝑑𝑔 = 0.1 V and 0.6 V. (b) Output 
conductance (𝑔𝑑). (c) Capacitances 𝐶𝑔𝑑  (open symbols) and 𝐶𝑔𝑔 (filled symbols) as a function of 𝑉𝑔𝑔. 
The dashed line correspond to the top oxide capacitance 𝐶𝑡. The reference GFET with parameters 
given in Table 1 was considered with 𝑊 = 100 nm. 
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Regarding the voltage gain 𝐴𝑣, the extracted values, represented in figure 8 (d), correspond to the maximum 
value at  𝑉𝑔𝑔 = 2 V. 
 
4. Capacitance, transconductance and output conductance scaling 
In order to get a deeper insight into the scaling behavior of GFET, we have represented in figure S3 the 
gate capacitance 𝐶𝑔 = 𝐶𝑔𝑔 + 𝐶𝑔𝑑 (a), 𝑔𝑚 (b), and 𝑔𝑑 (c), as a function of the channel length. All of them are 
represented for drain voltages of 0.1 V (green symbols) and 0.6 V (blue symbols) at the same gate biases 
where 𝑓𝑇,𝑖 is extracted. The gate capacitance values scales linearly in the whole range, and it presents a 
value that is very close to the top gate oxide capacitance 𝐶𝑡. For long-channel (above 1 µm) transistors, 𝑔𝑚 
approximately scales as 1 𝑊⁄ . By contrast, the increase in 𝑔𝑑 results in a poorer saturation of the GFET. The 1 𝑊⁄  trend continues for 𝑔𝑚 at short lengths when the bias is as low as 25 mV, as it can be seen in red 
symbols of figure S3 (b), but it deviates for higher biases. Downscaling also produces a degradation of 𝑔𝑑. 
SCE are especially important at high bias (0.6 V): the transconductance saturates and even decreases for 𝑊 < 
100 nm. At low bias, the output conductance saturates as 𝑊 scales, while it further increases at high bias. 
 
Figure S2. Intrinsic and extrinsic cutoff frequencies as a function of the bias point.  
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5. EOT influence on long- and short-channel devices 
In the main text, we state that the current characteristics of a short-channel GFET are influenced not only 
by the gate capacitance but also by the top oxide thickness and permittivity value themselves, because of 
SCE. Transfer characteristics are shown in figure S4, where we have compared two GFETs with the same EOT 
but with different oxide thickness and permittivity for both long channel (a) and short channel (b) cases. The 
long-channel transistor maintains its characteristics since the gate capacitance is kept constant. However, 
the drain current is influenced in a dissimilar way by either 𝑡𝑡 or 𝜖𝑟𝑡  in the short-channel device. 
 
Figure S3. Behavior of the (a) gate capacitance, (b) transconductance, and (c) output conductance as 
channel length scales for drain voltages of 0.1 and 0.6 V. Transconductance is also represented for 
25 mV. Gate capacitance (𝐶𝑔 = 𝐶𝑔𝑔 + 𝐶𝑔𝑑) scales as 𝐶𝑡. In (b) and (c) the dashed lines represent an 
arbitrary function that scales as 1/𝑊 for the sake of comparison. 
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Figure S4. GFET transfer characteristics assuming channel lengths of 1 µm (a) and 100 nm (b), 
respectively. Both filled and open symbols represent a device with the same EOT, although the top 
oxide thickness and permittivity differ.  
